Efficient Implementation of Ring-LWE Encryption on High-end IoT Platform

Zhe Liu^{1,2} Reza Azarderakhsh³ Howon Kim⁴ **Hwajeong Seo**⁵

¹ College of Computer Science and Technology, Nanjing University of Aeronautics and Astronautics, China

² Department of Combinatorics and Optimization, University of Waterloo, Canada

³ Computer and Electrical Engineering and Computer Science (CEECS) and I-SENSE, USA

⁴ Pusan National University, Republic of Korea

⁵ Institute for Infocomm Research (I2R), Singapore

2016/12/1

Zhe et al.

Ring-LWE on High-end IoT

2016/12/1 1 / 35

Outline

Short Overview

2 Ring-LWE Encryption Scheme

Our Implementation

- Optimization Techniques for NTT Computation
- Optimization Techniques for KY-sampler

Evaluation



(4) (5) (4) (5)

Outline

Short Overview

- 2 Ring-LWE Encryption Scheme
- 3) Our Implementation
 - Optimization Techniques for NTT Computation
 - Optimization Techniques for KY-sampler
- 4 Evaluation
- Conclusion

< □ > < 同 > < 回 > < 回 > < 回 >

Lattice-based Cryptography

• RSA and ECC: Integer Factorization and ECDLP

• Hard problems can be solved by Shor's algorithm

< □ > < 同 > < 回 > < 回 > < 回 >

Lattice-based Cryptography

- RSA and ECC: Integer Factorization and ECDLP
 - Hard problems can be solved by Shor's algorithm
- Lattice-based Cryptography: Hard for quantum computers
 - Ring-LWE Encryption schemes: proposed [EUROCRYPT'10]
 → optimized [CHES'15] (compact NTT and sampler)

< ロ > < 同 > < 回 > < 回 > < 回 >

Hardware Implementations

- Göttert et al. [CHES'12]: First hardware of Ring-LWE
- Pöppelmann et al. [Latincrypt'12] \rightarrow Reparaz et al. [CHES'15]

< □ > < 同 > < 回 > < 回 > < 回 >

Hardware Implementations

- Göttert et al. [CHES'12]: First hardware of Ring-LWE
- Pöppelmann et al. [Latincrypt'12] \rightarrow Reparaz et al. [CHES'15]

Software Implementations on Embedded Processors

 8-bit AVR processor: Boorghany et al. [ACM TEC'15]: NTRU, Ring-LWE
 → Pöppelmann et al. [Latincrypt'15]: BLISS
 → Liu et al. [CHES'15]: Ring-LWE

- 4 回 ト 4 ヨ ト 4 ヨ ト

Hardware Implementations

- Göttert et al. [CHES'12]: First hardware of Ring-LWE
- Pöppelmann et al. [Latincrypt'12] \rightarrow Reparaz et al. [CHES'15]

Software Implementations on Embedded Processors

- 8-bit AVR processor: Boorghany et al. [ACM TEC'15]: NTRU, Ring-LWE
 → Pöppelmann et al. [Latincrypt'15]: BLISS
 → Liu et al. [CHES'15]: Ring-LWE
- 32-bit ARM processor: Oder et al. [DATE'14]: BLISS
 - \rightarrow Boorghany et al. [ACM TEC'15]: NTRU, Ring-LWE
 - \rightarrow De Clercq et al. [DATE'15]: Ring-LWE

イロト イポト イヨト イヨト

Hardware Implementations

- Göttert et al. [CHES'12]: First hardware of Ring-LWE
- Pöppelmann et al. [Latincrypt'12] \rightarrow Reparaz et al. [CHES'15]

Software Implementations on Embedded Processors

- 8-bit AVR processor: Boorghany et al. [ACM TEC'15]: NTRU, Ring-LWE
 → Pöppelmann et al. [Latincrypt'15]: BLISS
 → Liu et al. [CHES'15]: Ring-LWE
- 32-bit ARM processor: Oder et al. [DATE'14]: BLISS
 - \rightarrow Boorghany et al. [ACM TEC'15]: NTRU, Ring-LWE
 - \rightarrow De Clercq et al. [DATE'15]: Ring-LWE
 - \rightarrow This work [RFIDSec'16]: Ring-LWE

イロト イポト イヨト イヨト

Motivation & Contributions

Motivation

- Few 32-bit ARM–NEON implementation
- Premier candidate for PQ-crypto (Lattice-based cryptography)

・ 何 ト ・ ヨ ト ・ ヨ ト

Motivation & Contributions

- Motivation
 - Few 32-bit ARM-NEON implementation
 - Premier candidate for PQ-crypto (Lattice-based cryptography)
- Contributions: Efficient implementation of Ring-LWE
 - 4-way NTT computations over NEON architecture
 - 32-bit wise SAMS2 (Shift-Add-Mul-Sub-Sub)
 - Gaussian distribution sampler with efficient PRNG

Outline

Short Overview



Ring-LWE Encryption Scheme

Our Implementation

- Optimization Techniques for NTT Computation
- Optimization Techniques for KY-sampler

4 Evaluation

Conclusion

< □ > < 同 > < 回 > < 回 > < 回 >

- Key generation stage: Gen(ã)
 - Two error polynomials $r_1, r_2 \in R_q$ from the discrete Gaussian distribution \mathcal{X}_σ by the Knuth-Yao sampler twice:

$$\tilde{r_1} = \operatorname{NTT}(r_1), \ \tilde{r_2} = \operatorname{NTT}(r_2), \ \tilde{p} = \tilde{r_1} - \tilde{a} \cdot \tilde{r_2} \in R_q$$

Public key (\tilde{a}, \tilde{p}) , Private key (\tilde{r}_2) are obtained

- 4 回 ト 4 ヨ ト 4 ヨ ト

- Encryption stage: $Enc(\tilde{a}, \tilde{p}, M)$
 - Message $M \in \{0,1\}^n$ is encoded into a polynomial in the ring; Three error polynomials $e_1, e_2, e_3 \in R_q$ are sampled

$$(\tilde{C}_1, \tilde{C}_2) = (\tilde{a} \cdot \tilde{e_1} + \tilde{e_2}, \tilde{p} \cdot \tilde{e_1} + \operatorname{NTT}(e_3 + M'))$$

Zhe et al.

2016/12/1 9 / 35

< □ > < 同 > < 回 > < 回 > < 回 >

- Decryption stage: $Dec(\tilde{C}_1, \tilde{C}_2, \tilde{r}_2)$
 - Inverse NTT has to be performed to recover M':

$$M' = INTT(\tilde{r}_2 \cdot \tilde{C}_1 + \tilde{C}_2)$$

and a decoder is to recover the original message M from M'

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

- Number Theoretic Transform
 - Polynomial multiplication $a(x) = \sum_{i=0}^{n-1} a_i x^i \in \mathbb{Z}_q$ in the *n*-th roots of unity ω_n^i

Algorithm 1: Iterative Number Theoretic Transform

Require: Polynomial a(x), *n*-th root of unity ω **Ensure:** Polynomial a(x) = NTT(a)

```
1: a \leftarrow BitReverse(a)
 2:
      for i from 2 by 2i to n do
 3:
      \omega_i \leftarrow \omega_n^{n/i}, \omega \leftarrow 1
 4:
       for j from 0 by 1 to i/2 - 1 do
 5:
                  for k from 0 by i to n-1 do
                       (1) U \leftarrow a[k+j], (2) V \leftarrow \omega \cdot a[k+j+i/2]
(3) a[k+j] \leftarrow U + V, (4) a[k+j+i/2] \leftarrow U - V
 6:
 7:
8:
9:
                  end for
                  \omega \leftarrow \omega \cdot \omega_i
10:
             end for
        end for
        return a
```

イロト 不得 トイヨト イヨト 二日

- Gaussian Sampler
 - Random walk by Discrete Distribution Generating tree

Algorithm 2: Low-level implementation of Knuth-Yao sampling

Require: Probability matrix P_{mat} , random number r, modulus q**Ensure:** Sample value s

```
for col from 0 by 1 to MAXCOL do
          d \leftarrow 2d + (r\&1): r \leftarrow r \gg 1
 4:
          for row from MAXROW by -1 to 0 do
5:
6:
7:
9:
10:
11:
12:
13:
              d \leftarrow d - P_{mat}[row][col]
              if d = -1 then
                   if (r\&1) = 1 then
                       return a - row
                   else
                       return row
                   end if
               end if
          end for
      end for
      return 0
```

- 4 回 ト 4 ヨ ト 4 ヨ ト

Outline

Short Overview



Our Implementation

- Optimization Techniques for NTT Computation
- Optimization Techniques for KY-sampler

Evaluation

Conclusion

< □ > < 同 > < 回 > < 回 > < 回 >

Implementation Platform

32-bit ARM–NEON Microcontroller (ARMv7)

- High-end Internet of Things platform
 - e.g. mini computers, tablets, smartphones
- Advanced SIMD extension (NEON)
 - 64-bit doubleword D register, 128-bit quadword Q register
 - 8/16/32/64-bit wise vector instructions

・ 何 ト ・ ヨ ト ・ ヨ ト

Implementation Techniques for NTT Computation

- Parameter selection (n, q, σ) for Ring-LWE
 - 128-bit security level: $(256, 7681, 11.31/\sqrt{2\pi})$
 - Discrete Gaussian sampler: 12σ

- 4 回 ト 4 ヨ ト 4 ヨ ト

Outline

Short Overview



Our Implementation Optimization Techniques for NTT Computation

Optimization Techniques for KY-sampler

4 Evaluation

Conclusior

A (10) N (10) N (10)

Implementation Techniques for NTT Computation

- Implementation techniques in detail
 - LUT based Twiddle Factor: ω_n and $\omega \cdot \omega_i$ [LATINCRYPT'12]
 - Negative wrapped convolution: Reduce coefficient [CHES'14]
 - Changing of the *j* and *k*-loops in the NTT [HOST'13]
 - Merging of the scaling operation by n^{-1} in INTT [CHES'14]

< ロ > < 同 > < 回 > < 回 > < 回 >

Implementation Techniques for NTT Computation

- Implementation techniques in detail
 - LUT based Twiddle Factor: ω_n and $\omega \cdot \omega_i$ [LATINCRYPT'12]
 - Negative wrapped convolution: Reduce coefficient [CHES'14]
 - Changing of the *j* and *k*-loops in the NTT [HOST'13]
 - Merging of the scaling operation by n^{-1} in INTT [CHES'14]
 - MOV-and-ADD mul [CHES'15] \rightarrow Parallel 4-way mul
 - SAMS2 [CHES'15] \rightarrow Parallel SAMS2

< ロ > < 同 > < 回 > < 回 > < 回 >

Previous Techniques for NTT Computation

MOV-and-ADD coefficient multiplication (Total): 4 mul, 2 movw, 6 add [CHES'15]



< ∃ ►

Previous Techniques for NTT Computation

Approximation based reduction: $z \mod q \cong z - q \times \lfloor z/q \rfloor$ SAMS2 [CHES'15], ①: shifting; ②: addition; ③: multiplication;



2016/12/1 19 / 35

Algorithm 3: Parallel Iterative Number Theoretic Transform

```
Require: Polynomial a(x), n-th root of unity \omega
Ensure: Polynomial a(x) = NTT(a)
  1: a \leftarrow \text{BitReverse}(a)
  2:
      for i from 2 by 2i to n do
  3:
           \omega_i \leftarrow \omega_n^{n/i}, \omega \leftarrow 1
 4::::
6:::
9:
           if i = 2 or i = 4 then
                BasicNTT
           else
               \omega_{arrav}[0] = \omega
               for p from 1 by 1 to i/2 - 1 do
                    \omega = \omega \cdot \omega_i, \, \omega_{arrav}[p] = \omega
10:
11:
12:
               end for
               for i from 0 by i to n - 1 do
                    p = 0
13:
                    for k from 0 by 4 to i/2 - 1 do
14:
                        U_{array} = a[k+i:k+i+3], V_{array} = \omega_{array}[p:p+3] \cdot a[k+i+i/2:k+i+3+i/2]
15:
                        p = p + 4, a[k + j : k + j + 3] = U_{array} + V_{array}, a[k + j + i/2 : k + j + 3 + i/2] = U_{array} - V_{array}
16:
17:
18:
                    end for
                end for
           end if
       end for
       return a
```

Parallel 4-way mul: four different 32 \leftarrow 32 \times 32 mul



< ⊒ >

Parallel SAMS2: 13-bit wise mul \rightarrow 26-bit result



Parallel SAMS2: ①: shifting (13/17/21-bit to right);



Parallel SAMS2: ②: addition (shifted results);



Parallel SAMS2: (3): multiplication (w/ modulus) & subtraction;



2016/12/1 25 / 35

Parallel SAMS2: (4): multiplication (w/ modulus) & subtraction;



Zhe et al.

2016/12/1 26 / 35

Algorithm 4: Assembly codes of vectorized NTT for innermost loop

Require: Four 32-bit coefficients B[0:3](q3), $\omega(q1)$, modulo(q0). **Ensure:** Four 32-bit results C(q3).

1:	vmul.i32	q3,	q3,	q1	$\{Four$	32-bit parallel multiplications}
2:	vshr.u32	q4,	q3,	#13		$\{SAMS2 (1):shifting\}$
3:	vshr.u32	q5,	q3,	#17		$\{\text{SAMS2 } (1): \text{shifting}\}$
4:	vshr.u32	q6,	q3,	#21		$\{\text{SAMS2 } (1): \text{shifting}\}$
5:	vadd.i32	q4,	q4,	q5		$\{SAMS2 (2): addition\}$
6:	vadd.i32	q4,	q4,	q6		$\{SAMS2 (2): addition\}$
7:	vmls.i32	q3,	q4,	d0[0]	$\{SAMS2$	③:multiplication & subtraction}
8:	vshr.u32	q4,	q3,	#13		$\{SAMS2 \ @:shifting\}$
9:	vmls.i32	q3,	q4,	d0[0]	$\{SAMS2$	(4):multiplication & subtraction}

(4) (日本)

Outline

Short Overview



Our Implementation

- Optimization Techniques for NTT Computation
- Optimization Techniques for KY-sampler

Evaluation

Conclusior

(I) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1)) < ((1))

Implementation Techniques for KY-sampler

- Implementation techniques in detail
 - LUT for probability matrix [DATE'15]
 - Byte-wise scanning [CHES'15]
 - Skip the consecutive leading zeros [DATE'15]

A (10) × A (10) × A (10)

Implementation Techniques for KY-sampler

- Implementation techniques in detail
 - LUT for probability matrix [DATE'15]
 - Byte-wise scanning [CHES'15]
 - Skip the consecutive leading zeros [DATE'15]
 - PRNG-AES [CHES'15] \rightarrow PRNG-LEA

・ 一下・ ・ ヨト・ ・ ヨ

Implementation Techniques for KY-sampler

• LEA block cipher

- 128-bit block with 32-bit word
- Key size: 128-bit, 192-bit, 256-bit in 24, 28, 32 rounds
- No S-box and ARX architecture

Table: First and second winners of FELICS (Block Size/Key Size)

Rank	First Triathlon	Second Triathlon
1	LEA (128/128)	HIGHT (64/128)
2	SPECK (64/96)	Chaskey (128/128)
3	Chaskey (128/128)	SPECK (64/128)

• Implementation in detail

- 8 128-bit encryption in parallel way (SIMD instruction)
- Counter mode based PRNG for high performance

Zhe et al.

Ring-LWE on High-end IoT

2016/12/1 30 / 35

Image: A matrix

Outline

Short Overview

2 Ring-LWE Encryption Scheme

3 Our Implementation

- Optimization Techniques for NTT Computation
- Optimization Techniques for KY-sampler

Evaluation

Conclusion

< □ > < 同 > < 回 > < 回 > < 回 >

Comparison with Related Work

Implementations	NTT/FFT	Sampling	Gen	Enc	Dec	
Implementations on 8-bit AVR processors, e.g., ATxmega64, ATxmega128:						
Pöppelmann et al.	334K	N/A	N/A	1,315K	381K	
Liu et al.	193K	26K	589K	671K	275K	
Implementations on 32-bit ARM processors: e.g., Cortex-M4:						
DeClercq et al.	31K	7K	117K	121K	43K	
Implementations on 32-bit ARM-NEON processors, e.g., Cortex-A9:						
This work	25K	18K	123K	145K	32K	
• DeClercq et al.: 1.24× faster (NTT)						
			Image: 1 million of the second sec		S S S S S S S S S S S S S S S S S S S	

Zhe et al.

2016/12/1 32 / 35

Comparison with Related Work

Table: Comparison of Ring-LWE encryption schemes with RSA and ECC on ARM NEON processors (Enc and Dec in clock cycles)

Implementation	Scheme	Enc	Dec
Seo et al.	RSA-2048	535,020	20,977,660
Bernstein et al.	ECC-255	1,157,952	578,976
This work	LWE-256	145,200	32,800

- RSA: 639x faster (DEC, 2048)
- ECC: 18x faster (DEC, 255)

Outline

Short Overview

2 Ring-LWE Encryption Scheme

3) Our Implementation

- Optimization Techniques for NTT Computation
- Optimization Techniques for KY-sampler

Evaluation



< □ > < 同 > < 回 > < 回 > < 回 >

Conclusion

- Compact Ring-LWE encryption for 32-bit ARM–NEON platform
 - 4-way NTT computations over NEON architecture
 - 32-bit wise SAMS2 (Shift-Add-Mul-Sub-Sub)
 - Gaussian distribution sampler with efficient PRNG
- Faster than RSA (639x) and ECC (18x)

- 4 回 ト 4 ヨ ト 4 ヨ ト

Conclusion

- Compact Ring-LWE encryption for 32-bit ARM–NEON platform
 - 4-way NTT computations over NEON architecture
 - 32-bit wise SAMS2 (Shift-Add-Mul-Sub-Sub)
 - Gaussian distribution sampler with efficient PRNG
- Faster than RSA (639x) and ECC (18x)
- Future works
 - Performance enhancements (PRNG for Sampler)
 - Countermeasure against side channel attack

Thank you for your attention

・ 何 ト ・ ヨ ト ・ ヨ ト